

Summary

Boolean & DeMorgan's Theorems

1) $X \cdot 0 = 0$

2) $X \cdot 1 = X$

3) $X \cdot X = X$

4) $X \cdot \bar{X} = 0$

5) $X + 0 = X$

6) $X + 1 = 1$

7) $X + X = X$

8) $X + \bar{X} = 1$

9) $\bar{\bar{X}} = X$

10A) $X \cdot Y = Y \cdot X$

10B) $X + Y = Y + X$

11A) $X(YZ) = (XY)Z$

11B) $X + (Y + Z) = (X + Y) + Z$

12A) $X(Y + Z) = XY + XZ$

12B) $(X + Y)(W + Z) = XW + XZ + YW + YZ$

13A) $X + \bar{X}Y = X + Y$

13B) $\bar{X} + XY = \bar{X} + Y$

13C) $X + \bar{X}\bar{Y} = X + \bar{Y}$

13D) $\bar{X} + X\bar{Y} = \bar{X} + \bar{Y}$

14A) $\overline{XY} = \bar{X} + \bar{Y}$

14B) $\overline{X + Y} = \bar{X} \bar{Y}$

Commutative
Law


Associative
Law

Distributive
Law

Consensus
Theorem


DeMorgan's

NAND Gate



X	Y	Z
0	0	1
0	1	1
1	0	1
1	1	0

NOR Gate




X	Y	Z
0	0	1
0	1	0
1	0	0
1	1	0

XOR Gate – Exclusive OR



X	Y	Z
0	0	0
0	1	1
1	0	1
1	1	0

XNOR Gate – Exclusive NOR



X	Y	Z
0	0	1
0	1	0
1	0	0
1	1	1

Logic Design with XOR & XNOR

Example

Algebraically manipulate the logic expression for F_1 so that XOR and XNOR gates can be used to implement the function. Other AOI gates can be used as needed.

$$F_1 = X\bar{Y}Z + \bar{X}YZ + \bar{X}\bar{Y}\bar{Z} + X\bar{Y}\bar{Z}$$


Logic Design with XOR & XNOR

Solution

$$F_1 = X\bar{Y}Z + \bar{X}YZ + \bar{X}\bar{Y}\bar{Z} + X\bar{Y}\bar{Z}$$



$$F_1 = Z(X\bar{Y} + \bar{X}Y) + \bar{Y}(\bar{X}\bar{Z} + XZ)$$

$$F_1 = Z(X \oplus Y) + \bar{Y}(\overline{X \oplus Z})$$





NOR Gate Equivalent of AOI Gates




AND



OR





INVERTER





NAND Gate Equivalent to AOI Gates




AND



OR




INVERTER



Common Electronic Symbol & Units

Quantity	Symbol	Unit
Current	I	Ampere (A)
Voltage	V	Volt (V)
Resistance	R	Ohm (Ω)
Frequency	f	Hertz (Hz)
Capacitor	C	Farad (F)
Inductance	L	Henry (H)
Power	P	Watt (W)

The INVERTER Gate



X	Z
0	1
0	1
1	0
1	0

Z is TRUE whenever X is NOT TRUE

The inverter is sometimes called the NOT gate.


The OR Gate



X	Y	Z
0	0	0
0	1	1
1	0	1
1	1	1

Z is TRUE whenever X OR Y are TRUE

The AND Gate



X	Y	Z
0	0	0
0	1	0
1	0	0
1	1	1

Z is TRUE whenever X AND Y are TRUE

Three ways to
write the AND
symbol

Parts of a Digital Signal

Amplitude:

For digital signals, this will ALWAYS be 5 volts.

Period:

The time it takes for a periodic signal to repeat. (seconds)

Frequency:

A measure of the number of occurrences of the signal second. (Hertz, Hz)

Time High (t_H):

The time the signal is at 5 v.

Time Low (t_L):

The time the signal is at 0 v.

Duty Cycle:


The ratio of t_H to the total period (T).

Rising Edge:

A 0-to-1 transition of the signal.

Falling Edge:

A 1-to-0 transition of the signal.




Parallel Circuits

Characteristics of a Parallel Circuit

- The voltage across every parallel component is equal.
- The total resistance (R_T) is equal to the reciprocal of the sum of the reciprocal:

$$\frac{1}{R_T} = \frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_3} \quad R_T = \frac{1}{\frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_3}}$$


- The sum of all of the currents in each branch ($I_{R1} + I_{R2} + I_{R3}$) is equal to the total current (I_T). This is called *Kirchhoff's Current Law*.



Series Circuits


Characteristics of a series circuit

- The current flowing through every series component is equal.
- The total resistance (R_T) is equal to the sum of all of the resistances (i.e., $R_1 + R_2 + R_3$).
- The sum of all of the voltage drops ($V_{R1} + V_{R2} + V_{R3}$) is equal to the total applied voltage (V_T). This is called *Kirchhoff's Voltage Law*.



POS & NEG Edge Triggered D


Positive Edge Trigger



D	CLK	Q	\bar{Q}
0	↑	0	1
1	↑	1	0

↑ : Rising Edge of Clock

Negative Edge Trigger




D	CLK	Q	\bar{Q}
0	↓	0	1
1	↓	1	0

↓ : Falling Edge of Clock

POS & NEG Edge Triggered J/K


Positive Edge Trigger



J	K	CLK	Q
0	0	↑	Q_0
0	1	↑	0
1	0	↑	1
1	1	↑	$\overline{Q_0}$

↑ : Rising Edge of Clock

Negative Edge Trigger




J	K	CLK	Q
0	0	↓	Q_0
0	1	↓	0
1	0	↓	1
1	1	↓	$\overline{Q_0}$

↓ : Rising Edge of Clock

Asynchronous Counter



Up Counter – D-Flip Flops – 3 Bit

Note: The CLKs are connected to the \overline{Q} of the previous flip-flop.




Design Example: Timing


4-Bit Asynchronous Modulus-13 Counter



74LS47 Design Example



3-Bit Synchronic Up Counter: Circuit



74LS193 Design Example #2

